电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索
 

VCC1-G3F-32M0000000

器件型号:VCC1-G3F-32M0000000
器件类别:无源元件    振荡器   
文件大小:660KB,共10页
厂商名称:Vectron International, Inc.
厂商官网:http://www.vectron.com/
标准:  
下载文档

器件描述

CMOS Output Clock Oscillator, 32MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, SMALL PACKAGE-4

参数
参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称Vectron International, Inc.
Reach Compliance Codecompliant
其他特性TRI-STATE; ENABLE/DISABLE FUNCTION; TR, 7 INCH
最长下降时间6 ns
频率调整-机械NO
频率稳定性25%
JESD-609代码e4
安装特点SURFACE MOUNT
标称工作频率32 MHz
最高工作温度85 °C
最低工作温度-40 °C
振荡器类型CMOS
输出负载15 pF
物理尺寸7.0mm x 5.0mm x 1.6mm
最长上升时间6 ns
最大供电电压2.75 V
最小供电电压2.25 V
标称供电电压2.5 V
表面贴装YES
最大对称度45/55 %
端子面层Gold (Au) - with Nickel (Ni) barrier

文档预览

CMOS Crystal Oscillator
VCC1
VCC1
Description
Vectron’s VCC1 Crystal Oscillator (XO) is a quartz stabilized square wave generator with a CMOS output. The VCC1 uses a fundamental or 3rd
overtone crystal resulting in very low jitter performance, and a monolithic IC which improves reliability and reduces cost.
Features
Ultra Low Jitter, Fundamental or 3rd OT Crystal Design
CMOS Output Crystal Oscillator
Output Frequencies from 1.024 MHz to 190.000 MHz
5.0, 3.3, 2.5 or 1.8 V Operation
Output Disable Feature
Excellent 20ppm temperature stability
-10/70°C , -40/85°C or -55/125°C operating temperature
Small Industry Standard Package, 5x7mm
and fully compatible with lead free assembly
Applications
SONET/SDH/DWDM
Ethernet, GE, SynchE
Storage Area Networking
Fiber Channel
Digital Video
Broadband Access
Base Stations, Picocells
Driving A/D’s, D/A’s, FPGA’s
Test and Measurement
COTS
Product is compliant to RoHS directive
Block Diagram
V
DD
Output
Crystal
Oscillator
E/D
Page1
GND
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Table 1. Electrical Performance, 5V Option
Parameter
Voltage
1
Max Voltage
Current
2
≤20.000MHz
20.001 to 50.000MHz
50.001 to 85.000MHz
85.001 to 125.000MHz
Current, Output Disabled
Performance Specifications
Symbol
V
DD
I
DD
Minimum
Supply
4.5
-0.7
Typical
5.0
Maximum
5.5
7
10
30
50
60
30
Units
V
V
mA
uA
MHz
ppm
Frequency
Nominal Frequency
3
Stability
4
, (Ordering Option)
Outputs
Output Logic Levels
2
Output Logic High
Output Logic Low
Output Logic High Drive
Output Logic Low Drive
Load
Output Rise /Fall Time
2
<20.000MHz
20.000 to 50.000MHz
50.001 to 125.000MHz
Output Leakage, Output Disabled
Duty Cycle
2,5
Period Jitter
6
RMS
Peak-Peak
RMS Jitter, 12k-20MHz
Output Enable/Disable
7
Output Enable
Output Disable
Disable time
Enable Internal Pull-Up Resistor
Start-Up Time
Operating Temp, (Ordering Option)
1]
2]
3]
4]
5]
6]
7]
f
N
1.544
125.000
±20, ±25, ±32, ±50, ±100
V
OH
V
OL
I
OH
I
OL
I
OUT
t
R
/t
F
0.9*V
DD
16
16
0.1*V
DD
V
V
mA
mA
pF
ns
15
8
5
2
±10
45
50
2.5
18
0.5
Enable/Disable
1
55
I
Z
фJ
uA
%
ps
фJ
ps
V
IH
V
IL
t
D
4.0
0.8
100
100
10
-10/70, -40/85, -55/125
V
V
ns
Kohm
ms
°C
t
SU
T
OP
The power supply should have by-pass capacitors as close to the supply and to ground as possible, for example 0.1 and 0.01uF
Parameters are tested with the test circuit shown in Figure 1.
See Standard Frequencies and Ordering Information tables for more specific information
Includes initial accuracy, operating temperature, supply voltage, shock and vibration (not under operation) and 10 years aging.
Duty Cycle is measured as On Time/Period, see Fig 2.
Broadband Period Jitter measured using a LeCroy Wavemaster 8600A, 90K samples, see Application Note for Typical Phase Noise and Jitter Performance
The Output is Enabled if the Enable/Disable is left open.
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page2
Table 2. Electrical Performance, 3.3V Option
Parameter
Voltage
1
Maximum Voltage
Current
2
≤20.000
20.001 to 50.000
50.001 to 85.000
85.001 to 190.000
Current, Output Disabled
I
DD
Performance Specifications
Symbol
V
DD
Mininum
Supply
2.97
-0.5
Typical
3.3
Maximum
3.63
5
7
20
30
50
30
Units
V
V
mA
uA
MHz
ppm
Frequency
Nominal Frequency
3
Stability
4
, (Ordering Option)
Outputs
Output Logic Levels
2
Output Logic High
Output Logic Low
Output Logic High Drive
Output Logic Low Drive
Load
Output Rise /Fall Time
2
<20.000MHz
20.000 to 50.000MHz
50.001 to 90.000MHz
90.001 to 190.000MHz
Output Leakage, Output Disabled
2,5
Duty Cycle
2,5
Period Jitter
6
RMS
Peak-Peak
RMS Jitter, 12k-20M
Output Enable/Disable
7
Output Enable
Output Disable
Disable time
Enable Internal Pull-Up Resistor
Start-Up Time
Operating Temp, (Ordering Option)
1]
2]
3]
4]
5]
6]
7]
f
N
1.544
190.000
±20, ±25, ±32, ±50, ±100
V
OH
V
OL
I
OH
I
OL
I
OUT
t
R
/t
F
0.9*V
DD
8
8
0.1*V
DD
V
V
mA
mA
pF
ns
15
6
4
3
2
±10
45
50
2.5
18
0.5
Enable/Disable
1
55
I
Z
фJ
uA
%
ps
фJ
ps
V
IH
V
IL
t
D
2.0
0.5
100
100
10
-10/70, -40/85, -55/125
V
V
ns
Kohm
ms
°C
t
SU
T
OP
The power supply should have by-pass capacitors as close to the supply and to ground as possible, for example 0.1 and 0.01uF
Parameters are tested with the test circuit shown in Figure 1.
See Standard Frequencies and Ordering Information tables for more specific information
Includes initial accuracy, operating temperature, supply voltage, shock and vibration (not under operation) and 10 years aging.
Duty Cycle is measured as On Time/Period, see Fig 2.
Broadband Period Jitter measured using a LeCroy Wavemaster 8600A, 90K samples, see Application Note for Typical Phase Noise and Jitter Performance
The Output is Enabled if the Enable/Disable is left open.
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page3
Performance Specifications
Table 3. Electrical Performance, 2.5V Option
Parameter
Voltage1
Maximum Voltage
Current
2
≤20.000MHz
20.001 to 50.000MHz
50.001 to 110.000MHz
110.001 to 190.000MHz
Current, Output Disabled
Frequency
Nominal Frequency
3
Stability
4
,
(Ordering
Option)
Outputs
Output Logic Levels
2,3
Output Logic High
Output Logic Low
Output Logic High Drive
Output Logic Low Drive
Output Logic High Drive
5
Output Logic Low Drive
5
Load
Output Rise /Fall Time
2
<20.000MHz
20.000 to 50.000MHz
50.001 to 90.000MHz
90.001 to 190.000MHz
Output Leakage, Output Disabled
Duty Cycle
2,6
Period Jitter
7
RMS
Peak-Peak
RMS Jitter, 12k-20MHz
Output Enable/Disable
8
Output Enable
Output Disable
Disable time
Enable Internal Pull-Up Resistor
Start-Up Time
Operating Temp, (Ordering Option)
1]
2]
3]
4]
5]
6]
7]
Symbol
V
DD
I
DD
Mininum
Supply
2.25
-0.5
Typical
2.5
Maximum
2.75
5
7
15
20
30
30
Units
V
V
mA
uA
MHz
ppm
f
N
1.544
190.000
±20, ±25, ±32, ±50, ±100
0.9*V
DD
V
OH
V
OL
I
OH
I
OL
I
OUT
t
R
/t
F
4
4
8
8
0.1*V
DD
V
V
mA
mA
mA
mA
pF
ns
15
10
6
3
2
±10
45
50
2.5
18
0.5
Enable/Disable
1
55
uA
%
ps
фJ
фJ
ps
V
IH
V
IL
t
D
1.75
0.5
100
100
10
-10/70, -40/85, -55/125
V
V
ns
Kohm
ms
°C
t
SU
T
OP
The power supply should have by-pass capacitors as close to the supply and to ground as possible, for example 0.1 and 0.01uF
Parameters are tested with the test circuit shown in Figure 1.
See Standard Frequencies and Ordering Information tables for more specific information
Includes initial accuracy, operating temperature, supply voltage, shock and vibration (not under operation) and 10 years aging.
Duty Cycle is measured as On Time/Period, see Fig 2.
Broadband Period Jitter measured using a LeCroy Wavemaster 8600A, 90K samples, see Application Note for Typical Phase Noise and Jitter Performance
The Output is Enabled if the Enable/Disable is left open.
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page4
Table 4. Electrical Performance, 1.8V Option
Parameter
Voltage
1
Maximum Voltage
Current
2
≤20.000MHz
20.001 to 70.000MHz
70.001 to 96.000MHz
96.001 to 125.000MHz
125.001 to 172.000MHz
Current, Output Disabled
I
DD
Performance Specifications
Symbol
V
DD
Mininum
Supply
1.71
-0.5
Typical
1.8
Maximum
1.89
3.6
5
15
20
25
30
30
Units
V
V
mA
uA
MHz
ppm
Frequency
Nominal Frequency
3
Stability
4
, (Ordering Option)
Outputs
Output Logic Levels
2,3
Output Logic High
Output Logic Low
Output Logic High Drive
Output Logic Low Drive
Output Logic High Drive
5
Output Logic Low Drive
5
Load
Output Rise /Fall Time
2
<20.000MHz
20.000 to 50.000MHz
50.001 to 90.000MHz
90.000 to 172.000MHz
Output Leakage, Output Disabled
Duty Cycle
2,6
Period Jitter
7
RMS
Peak-{eak
RMS Jitter, 12kHz-20MHz
Output Enable/Disable
8
Output Enable
Output Disable
Disable time
Enable Internal Pull-Up Resistor
Start-Up Time
Operating Temp, Ordering Option
1]
2]
3]
4]
5]
6]
7]
f
N
1.544
172.000
±20, ±25, ±32, ±50, ±100
V
OH
V
OL
I
OH
I
OL
I
OH
I
OL
I
OUT
t
R
/t
F
0.9*V
DD
2.8
2.8
8
8
0.1*V
DD
V
V
mA
mA
15
4
4
3
2
±10
45
50
2.5
18
0.5
Enable/Disable
1
55
pF
ns
I
Z
фJ
uA
%
ps
фJ
ps
V
IH
V
IL
t
D
1.26
0.5
100
1
10
-10/70, -40/85, -55/125
V
V
ns
Mohm
ms
°C
t
SU
T
OP
The power supply should have by-pass capacitors as close to the supply and to ground as possible, for example 0.1 and 0.01uF
Parameters are tested with the test circuit shown in Figure 1.
See Standard Frequencies and Ordering Information tables for more specific information
Includes initial accuracy, operating temperature, supply voltage, shock and vibration (not under operation) and 10 years aging.
Duty Cycle is measured as On Time/Period, see Fig 2.
Broadband Period Jitter measured using a LeCroy Wavemaster 8600A, 90K samples, see Application Note for Typical Phase Noise and Jitter Performance
The Output is Enabled if the Enable/Disable is left open.
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page5

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区知春路23号集成电路设计园量子银座1305 电话:(010)82350740 邮编:100191

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2023 EEWORLD.com.cn, Inc. All rights reserved