电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索
 

EP2C8AF256I8N

器件型号:EP2C8AF256I8N
器件类别:可编程逻辑器件    可编程逻辑   
厂商名称:Altera (Intel)
标准:  
下载文档 在线购买

EP2C8AF256I8N在线购买

供应商 器件名称 价格 最低购买 库存  
EP2C8AF256I8N - - 点击查看 点击购买

器件描述

Field Programmable Gate Array, 8256-Cell, CMOS, PBGA256, LEAD FREE, FBGA-256

参数
参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称Altera (Intel)
零件包装代码BGA
包装说明LEAD FREE, FBGA-256
针数256
Reach Compliance Codeunknown
ECCN代码EAR99
其他特性ALSO REQUIRES 3.3 SUPPLY
JESD-30 代码S-PBGA-B256
JESD-609代码e1
长度17 mm
湿度敏感等级3
输入次数182
逻辑单元数量8256
输出次数174
端子数量256
封装主体材料PLASTIC/EPOXY
封装代码LBGA
封装等效代码BGA256,16X16,40
封装形状SQUARE
封装形式GRID ARRAY, LOW PROFILE
峰值回流温度(摄氏度)260
电源1.2,1.5/3.3,3.3 V
可编程逻辑类型FIELD PROGRAMMABLE GATE ARRAY
认证状态Not Qualified
座面最大高度1.55 mm
最大供电电压1.25 V
最小供电电压1.15 V
标称供电电压1.2 V
表面贴装YES
技术CMOS
端子面层Tin/Silver/Copper (Sn/Ag/Cu)
端子形式BALL
端子节距1 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间40
宽度17 mm

文档预览

Section I. Cyclone II
Device Family Data Sheet
This section provides information for board layout designers to
successfully layout their boards for Cyclone
®
II devices. It contains the
required PCB layout guidelines, device pin tables, and package
specifications.
This section includes the following chapters:
Chapter 1. Introduction
Chapter 2. Cyclone II Architecture
Chapter 3. Configuration & Testing
Chapter 4. Hot Socketing & Power-On Reset
Chapter 5. DC Characteristics and Timing Specifications
Chapter 6. Reference & Ordering Information
Revision History
Refer to each chapter for its own specific revision history. For information
on when each chapter was updated, refer to the Chapter Revision Dates
section, which appears in the complete handbook.
Altera Corporation
Section I–1
Preliminary
Revision History
Cyclone II Device Handbook, Volume 1
Section I–2
Preliminary
Altera Corporation
1. Introduction
CII51001-3.2
Introduction
Following the immensely successful first-generation Cyclone
®
device
family, Altera
®
Cyclone II FPGAs extend the low-cost FPGA density
range to 68,416 logic elements (LEs) and provide up to 622 usable I/O
pins and up to 1.1 Mbits of embedded memory. Cyclone II FPGAs are
manufactured on 300-mm wafers using TSMC's 90-nm low-k dielectric
process to ensure rapid availability and low cost. By minimizing silicon
area, Cyclone II devices can support complex digital systems on a single
chip at a cost that rivals that of ASICs. Unlike other FPGA vendors who
compromise power consumption and performance for low-cost, Altera’s
latest generation of low-cost FPGAs—Cyclone II FPGAs, offer 60% higher
performance and half the power consumption of competing 90-nm
FPGAs. The low cost and optimized feature set of Cyclone II FPGAs make
them ideal solutions for a wide array of automotive, consumer,
communications, video processing, test and measurement, and other
end-market solutions. Reference designs, system diagrams, and IP, found
at
www.altera.com,
are available to help you rapidly develop complete
end-market solutions using Cyclone II FPGAs.
Low-Cost Embedded Processing Solutions
Cyclone II devices support the Nios II embedded processor which allows
you to implement custom-fit embedded processing solutions. Cyclone II
devices can also expand the peripheral set, memory, I/O, or performance
of embedded processors. Single or multiple Nios II embedded processors
can be designed into a Cyclone II device to provide additional
co-processing power or even replace existing embedded processors in
your system. Using Cyclone II and Nios II together allow for low-cost,
high-performance embedded processing solutions, which allow you to
extend your product's life cycle and improve time to market over
standard product solutions.
Low-Cost DSP Solutions
Use Cyclone II FPGAs alone or as DSP co-processors to improve
price-to-performance ratios for digital signal processing (DSP)
applications. You can implement high-performance yet low-cost DSP
systems with the following Cyclone II features and design support:
Altera Corporation
February 2008
Up to 150 18 × 18 multipliers
Up to 1.1 Mbit of on-chip embedded memory
High-speed interfaces to external memory
1–1
Features
DSP intellectual property (IP) cores
DSP Builder interface to The Mathworks Simulink and Matlab
design environment
DSP Development Kit, Cyclone II Edition
Cyclone II devices include a powerful FPGA feature set optimized for
low-cost applications including a wide range of density, memory,
embedded multiplier, and packaging options. Cyclone II devices support
a wide range of common external memory interfaces and I/O protocols
required in low-cost applications. Parameterizable IP cores from Altera
and partners make using Cyclone II interfaces and protocols fast and easy.
Features
The Cyclone II device family offers the following features:
High-density architecture with 4,608 to 68,416 LEs
M4K embedded memory blocks
Up to 1.1 Mbits of RAM available without reducing available
logic
4,096 memory bits per block (4,608 bits per block including 512
parity bits)
Variable port configurations of ×1, ×2, ×4, ×8, ×9, ×16, ×18, ×32,
and ×36
True dual-port (one read and one write, two reads, or two
writes) operation for ×1, ×2, ×4, ×8, ×9, ×16, and ×18 modes
Byte enables for data input masking during writes
Up to 260-MHz operation
Embedded multipliers
Up to 150 18- × 18-bit multipliers are each configurable as two
independent 9- × 9-bit multipliers with up to 250-MHz
performance
Optional input and output registers
Advanced I/O support
High-speed differential I/O standard support, including LVDS,
RSDS, mini-LVDS, LVPECL, differential HSTL, and differential
SSTL
Single-ended I/O standard support, including 2.5-V and 1.8-V,
SSTL class I and II, 1.8-V and 1.5-V HSTL class I and II, 3.3-V PCI
and PCI-X 1.0, 3.3-, 2.5-, 1.8-, and 1.5-V LVCMOS, and 3.3-, 2.5-,
and 1.8-V LVTTL
Peripheral Component Interconnect Special Interest Group (PCI
SIG)
PCI Local Bus Specification, Revision 3.0
compliance for 3.3-V
operation at 33 or 66 MHz for 32- or 64-bit interfaces
PCI Express with an external TI PHY and an Altera PCI Express
×1 Megacore
®
function
1–2
Cyclone II Device Handbook, Volume 1
Altera Corporation
February 2008
Introduction
133-MHz PCI-X 1.0 specification compatibility
High-speed external memory support, including DDR, DDR2,
and SDR SDRAM, and QDRII SRAM supported by drop in
Altera IP MegaCore functions for ease of use
Three dedicated registers per I/O element (IOE): one input
register, one output register, and one output-enable register
Programmable bus-hold feature
Programmable output drive strength feature
Programmable delays from the pin to the IOE or logic array
I/O bank grouping for unique VCCIO and/or VREF bank
settings
MultiVolt
I/O standard support for 1.5-, 1.8-, 2.5-, and
3.3-interfaces
Hot-socketing operation support
Tri-state with weak pull-up on I/O pins before and during
configuration
Programmable open-drain outputs
Series on-chip termination support
Flexible clock management circuitry
Hierarchical clock network for up to 402.5-MHz performance
Up to four PLLs per device provide clock multiplication and
division, phase shifting, programmable duty cycle, and external
clock outputs, allowing system-level clock management and
skew control
Up to 16 global clock lines in the global clock network that drive
throughout the entire device
Device configuration
Fast serial configuration allows configuration times less than
100 ms
Decompression feature allows for smaller programming file
storage and faster configuration times
Supports multiple configuration modes: active serial, passive
serial, and JTAG-based configuration
Supports configuration through low-cost serial configuration
devices
Device configuration supports multiple voltages (either 3.3, 2.5,
or 1.8 V)
Intellectual property
Altera megafunction and Altera MegaCore function support,
and Altera Megafunctions Partners Program (AMPP
SM
)
megafunction support, for a wide range of embedded
processors, on-chip and off-chip interfaces, peripheral
functions, DSP functions, and communications functions and
Altera Corporation
February 2008
1–3
Cyclone II Device Handbook, Volume 1
求大神答疑,关于Zigbee的问题
各位大大大神,小弟我是个zigbee菜鸟,目前学姐让我做一个zigbee组网的东西,要点如下: 例如...
TheWay2012 RF/无线
开关电源的PCB设计规范
开关电源的PCB设计规范 在任何开关电源设计中,PCB板的物理设计都是最后一个环节,如果设计方法不当...
zbz0529 电源技术
altium designer14已安装打开文件却显示要重装
altium designer14已经安装成功,但点开pcb文件时却显示要重装altium desi...
adengj PCB设计
同出几块闲置开发板
本帖最后由 ddllxxrr 于 2016-1-7 16:52 编辑 1.全新新唐nuvoton ...
wuyanyanke 淘e淘
wince wifi配置程序
WINCE下,应用程序如何调出wifi配置程序窗口 wince wifi配置程序 ...
mymehis WindowsCE
求国产无刷电机控制芯片?
求国产无刷电机控制芯片?厂家? 求国产无刷电机控制芯片? ...
ZJZJ8972ZJ 电机驱动控制(Motor Control)

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区知春路23号集成电路设计园量子银座1305 电话:(010)82350740 邮编:100191

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2022 EEWORLD.com.cn, Inc. All rights reserved