电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索
 

NJW1138M-(T1)

器件型号:NJW1138M-(T1)
器件类别:消费电路   
文件大小:117KB,共14页
厂商名称:New Japan Radio Co Ltd
下载文档

器件描述

Tone Control Circuit, PDSO30, SDMP-30

参数
参数名称属性值
厂商名称New Japan Radio Co Ltd
零件包装代码SOIC
包装说明SSOP,
针数30
Reach Compliance Codecompliant
Is SamacsysN
商用集成电路类型TONE CONTROL CIRCUIT
JESD-30 代码R-PDSO-G30
JESD-609代码e6
长度15.4 mm
端子数量30
封装主体材料PLASTIC/EPOXY
封装代码SSOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE, SHRINK PITCH
认证状态Not Qualified
座面最大高度2.7 mm
表面贴装YES
端子面层TIN BISMUTH
端子形式GULL WING
端子节距1 mm
端子位置DUAL
宽度7.5 mm
Base Number Matches1

文档预览

NJW1138
P R E L I M I N A LY
AUDIO PROCESSOR
s
GENERAL DESCRIPTION
The
NJW1138
is an audio processor. It includes all of
functions processing audio signal for TV, such as tone
control, balance, volume, mute, NJRC original surround, and
AGC functions.
The NJRC original surround system reproduces natural
surround sound and clear vocal orientation.
2
All of internal status and variables are controlled by I C
BUS interface.
s
PACKAGE OUTLINE
NJW1138L
NJW1138M
s
FEATURES
8 to 13V
q
Operating Voltage
2
q
I C BUS Interface
q
AGC Circuit (It reduces volume difference among input sources.)
q
NJRC Original Surround
q
Simulated Surround
q
Bi-CMOS Technology
SDIP30, SDMP30
q
Package Outline
s
BLOCK DIAGRAM
VOL1
NJRC
Original
Surround
&
Sim ulated
Surround
TONE
VOL2
I2C Bus
Interface
AGC
VOL1
TONE
VOL2
Bias
-1–
NJW1138
s
PIN FUNCTION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
INa
NC
NC
OUT1a
IN2a
TONE-Ha
TONE-La
OUT2a
AGC
SS-FIL
CVB
CVA
SDA
SCL
GND
INb
NC
NC
OUT1b
IN2b
TONE-Hb
TONE-Lb
OUT2b
SR-FIL
VREF
CTH
CTL
AUX0
AUX1
Vcc
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Symbol
IN1a
NC
NC
OUT1a
IN2a
TONE-Ha
TONE-La
OUT2a
AGC
SS-FIL
CVB
CVA
SDA
SCL
GND
Ach Input
Non Connect
Non Connect
Function
No
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
Symbol
Vcc
AUX1
AUX0
CTL
CTH
VREF
SR-FIL
OUT2b
TONE-Lb
TONE-Hb
IN2b
OUT1b
NC
NC
IN1b
Power Supply Pin
Auxiliary Output1
Auxiliary Output0
Function
Ach Output for the Other Accessories
Ach Input From the Other Accessories
Ach Treble Filter
Ach Bass Filter
Ach Output
AGC Filter
Simulated Stereo Filter
DAC Output for Bch Volume & Balance
DAC Output for Ach Volume & Balance
SDA Data Input (I C BUS)
SCL Data Input (I
2
C BUS)
GND
2
DAC Output for Tone Low Frequency
DAC Output for Tone High Frequency
Reference Voltage
NJRC Original Surround Filter
Bch Output
Bch Bass Filter
Bch Treble Filter
Bch Input from the Other Accessories
Bch Output for the Other Accessories
Non Connect
Non Connect
Bch Input
-2-
NJW1138
s
ABSOLUTE MAXIMUM RATING (Ta=25°C)
PARAMETER
Supply Voltage
Power Dissipation
Operating Temperature Range
Storage Temperature Range
SYMBOL
V
+
RATING
14
700
-20 to +75
-40 to +125
UNIT
V
mW
°C
°C
P
D
Topr
Tstg
s
ELECTRICAL CHARACTERISTICS
( Ta=25°C, V+=9V, Rg=600Ω, R
L
=47kΩ, Vin=100mVrms/1kHz unless otherwise specified)
PARAMETER
Operating Voltage
Supply Current
Reference Voltage
Maximum Input Voltage
Maximum Output Voltage
Maximum Gain
Minimum Gain
Channel Balance
Balance Boost A
Balance Cut A
Balance Boost B
Balance Cut B
Total Harmonic Distortion
Channel Separation
Output Noise 1
Output Noise 2
AUX Output Voltage
SYMBOL
V
+
TEST CONDITION
MIN.
8.0
TYP.
9.0
25
4.5
2.5
2.5
0.0
0.0
-
0.0
-
-
0.0
-
-
-90
(31.6)
-106
(5.0)
-
-
MAX.
13.0
35
5.0
-
-
1.5
2.0
-70
2.0
-70
0.5
2.0
-70
-70
-85
(56.2)
-96
(15.8)
5.0
UNIT
V
mA
V
Vrms
Vrms
dB
dB
dB
dB
dB
%
dB
dB
dB
dBV
(µVrms)
dBV
(µVrms)
V
I
CC
V
REF
V
IM
V
OM
G
CB
BA
BST
BA
CUT
BB
BST
BB
CUT
THD
G
VMAX
G
VMIN
CS
V
NO1
V
NO2
V
AUX
No Signal
No Signal
VOL=-20dB,THD=1%
OUTPUT
VOL=0dB,THD=1%
VOL=0dB
CHS=”0”,BAL=”11111”
CHS=”1”,BAL=”11111”
Vin = 1Vrms
CHS=”1”,BAL=”11111”
CHS=”0”,BAL=”11111”
Vin = 1Vrms
Vo=0.5Vrms
BW=400Hz to 30kHz
VOL= 0dB
VOL= MUTE
Vin = 2Vrms
VOL = 0dB
BW=400Hz to 30kHz
VOL = MUTE
BW = 400Hz to 30kHz
Logic Output : High
Logic Output : Low
-
4.0
2.3
-
-1.5
-2.0
-
-2.0
-
-
-2.0
-
-
-
-
-
-
4.5
0
0.3
BW : Band Width
-3-
NJW1138
TONE CONTROL
PARAMETER
High Frequency Boost
High Frequency Flat
High Frequency Cut
Low Frequency Boost
Low Frequency Flat
Low Frequency Cut
SYMBOL
HF
BST
HF
FLT
HF
CUT
LF
BST
LF
FLT
LF
CUT
TEST CONDITION
BCT=”1”,TREB=”1111”,
f=10kHz
TRBE=”0000”,f=10kHz
BCT=”0”,TRBE=”1111”,
f=10kHz
BCB=”1”,BASS=”1111”,
f=100Hz
BASS=”0000”,f=100Hz
BCB=”0”,BASS=”1111”,
f=100Hz
MIN.
12.5
-2.0
-17.5
12.5
-2.0
-17.5
TYP.
15.0
0.0
-15.0
15.0
0.0
-15.0
MAX.
17.5
2.0
-12.5
17.5
2.0
-12.5
UNIT
dB
dB
dB
dB
dB
dB
SUB-TONE CONTROL
PARAMETER
High Frequency Boost
High Frequency Cut
Low Frequency Boost
Low Frequency Cut
SYMBOL
SHF
BST
SHF
CUT
SLF
BST
SLF
CUT
TEST CONDITION
BCST=”1”,
SUB-TREB=”11”,f=10kHz
BCST=”0”,
SUB-TREB=”11”,f=10kHz
BCSB=”1”,
SUB-BASS=”11”,f=100Hz
BCSB=”0”,
SUB-BASS=”11”,f=100Hz
MIN.
2.0
-4.0
2.0
-4.0
TYP.
3.0
-3.0
3.0
-3.0
MAX.
4.0
-2.0
4.0
-2.0
UNIT
dB
dB
dB
dB
AGC CONTROL(AGC-ON)
PARAMETER
AGC Boost
AGC Flat1
AGC Flat2
AGC Flat3
AGC Flat4
AGC Cut
SYMBOL
AGC
BST
AGC
FLT1
AGC
FLT2
AGC
FLT3
AGC
FLT4
AGC
CUT
TEST CONDITION
Vin=50mVrms, f=1kHz
Vin=150mVrms, f=1kHz
Vin=300mVrms, f=1kHz
Vin=400mVrms, f=1kHz
Vin=540mVrms, f=1kHz
Vin=2Vrms, f=1kHz
MIN.
1.5
-2.5
-2.5
-2.5
-2.5
-14
TYP.
3.5
0.0
0.0
0.0
0.0
-10
MAX.
5.5
2.5
2.5
2.5
2.5
-6.0
UNIT
dB
dB
dB
dB
dB
dB
SURROUND (SURROUND-ON)
PARAMETER
Surround Gain1
Surround Gain2
Surround Gain3
Surround Gain4
Simulated Surround Gain1
Simulated Surround Gain2
SYMBOL
SR
GAIN1
SR
GAIN2
SR
GAIN3
SR
GAIN 4
SR
SIM1
SR
SIM2
TEST CONDITION
Ain→Aout, f=100Hz
SUR0=”0”, SUR=”1”
Ain→Bout, f=100Hz
SUR0=”0”, SUR=”1”
Ain→Aout, f=100Hz
SUR0=”1”, SUR=”1”
Ain→Bout, f=100Hz
SUR0=”1”, SUR=”1”
Ain+Bin→Aout, f=1kHz
SUR0=”1”, SUR=”0”
Ain+Bin→Bout, f=1kHz
SUR0=”1”, SUR=”0”
MIN.
6.3
1.6
10.7
8.4
1.0
1.0
TYP.
8.3
3.6
12.7
10.4
3.0
3.0
MAX.
10.3
5.6
14.7
12.4
5.0
5.0
UNIT
dB
dB
dB
dB
dB
dB
-4-
NJW1138
s
I C BUS BLOCK CHARACTERISTICS (SDA,SCL)
PARAMETER
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
Low Level Output Voltage (3mA at SDA pin)
Maximum Output Current
Maximum Clock Frequency
Data Change Minimum Waiting Time
Data Transfer Start Minimum Waiting Time
Low Level Clock Pulse Width
High Level Clock Pulse Width
Minimum Start Preparation Waiting Time
Minimum Data Hold Time
Minimum Data Preparation Time
Rise Time
Fall Time
Minimum Stop Preparation Waiting Time
I C BUS Load Condition:
2
2
SYMBOL
V
IH
V
IL
I
IH
I
IL
V
OL
I
OL
f
SCL
t
BUF
t
HD:STA
t
LOW
T
HIGH
t
SU:STA
t
HD:DAT
t
SU:DAT
t
R
t
F
t
SU:STO
MIN.
3.0
0
-
-
0
-3.0
0
4.7
4.0
4.7
4.0
4.7
5.0
250
-
-
4.7
TYP.
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
MAX.
5.0
1.5
10
10
0.4
-
100
-
-
-
-
-
-
-
1.0
300
-
UNIT
V
V
µA
µA
V
mA
kHz
µs
µs
µs
µs
µs
µs
ns
µs
ns
µs
Pull up resistance 4kΩ (Connected to +5V)
Load capacitance 200pF (Connected to GND)
SDA
t
BU
t
R
t
F
t
HD:ST
SCL
t
HD:ST
P
S
t
LOW
t
HD:DA
t
HIGH
t
SU:DA
Sr
t
SU:ST
t
SU:ST
P
-5-
与NJW1138M-(T1)相近的元器件有:RCA08051K02FKEC00、RCA08051K02FKEL、NJW1138M-(TE2)。描述及对比如下:
型号 NJW1138M-(T1) RCA08051K02FKEC00 RCA08051K02FKEL NJW1138M-(TE2)
描述 Tone Control Circuit, PDSO30, SDMP-30 Fixed Resistor, Metal Glaze/thick Film, 0.125W, 1020ohm, 150V, 1% +/-Tol, 100ppm/Cel, Surface Mount, 0805, CHIP, ROHS COMPLIANT Fixed Resistor, Metal Glaze/thick Film, 0.125W, 1020ohm, 150V, 1% +/-Tol, 100ppm/Cel, Surface Mount, 0805, CHIP, ROHS COMPLIANT Tone Control Circuit, PDSO30, SDMP-30
包装说明 SSOP, CHIP, ROHS COMPLIANT CHIP, ROHS COMPLIANT SSOP,
Reach Compliance Code compliant compliant compliant compliant
JESD-609代码 e6 e3 e3 e6
端子数量 30 2 2 30
封装形状 RECTANGULAR RECTANGULAR PACKAGE RECTANGULAR PACKAGE RECTANGULAR
表面贴装 YES YES YES YES
端子面层 TIN BISMUTH Tin (Sn) - with Nickel (Ni) barrier Tin (Sn) - with Nickel (Ni) barrier TIN BISMUTH
是否Rohs认证 - 符合 符合 不符合
分享一个模拟I2C程序
设计了一个巧妙的I2C结构体,赋值了GPIO端口和PIN管脚,I2C地址等等,,,就可以模拟出无数个I2C了。 使用方法:定义一个模拟I2C结构体,初始化IO口,设置好GPIO端口和pin引脚号,,即可开始 ......
error_echo 编程基础
在MSP430 Launchpad下利用PWM控制舵机
RC Servos are pretty useful devices, they allow us to move things in a mechanical manner. They are cheap and readily available, so it only makes sense to use them! A quick intro ......
tiankai001 微控制器 MCU
Altium designer画的图 转化为pads时的问题
求解 ...
begin权丿 PCB设计
问北京中发电子市场春节放假时间
哪位知道请告知!...
liweiliang 模拟电子
大神在哪里
哪位大神能给小弟一个能在IAR上运行并且能把二维数组里面的数进行比较顺序 ...
弔龘 电子竞赛
急求可仿RTL8019AS的ProteUs
急需可以仿真RTL8019AS的ProteUS软件,要有license,能仿者立马兑现100分。可以测试的样例是ProteUS安装目录的“SAMPLES\Interactive Simulation\Ethernet Samples”的PICDEMNET.DSN,我的7.1sp ......
limingjing1986 嵌入式系统

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区知春路23号集成电路设计园量子银座1305 电话:(010)82350740 邮编:100191

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2022 EEWORLD.com.cn, Inc. All rights reserved