电子工程世界电子工程世界电子工程世界

产品描述

搜索
 

Am29LV010BB-70JI

器件型号:Am29LV010BB-70JI
厂商名称:AMD
厂商官网:http://www.amd.com
下载文档

器件描述

1 Megabit (128 K x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory

文档预览

ADVANCE INFORMATION
Am29LV010B
1 Megabit (128 K x 8-Bit)
CMOS 3.0 Volt-only Uniform Sector Flash Memory
DISTINCTIVE CHARACTERISTICS
s
Single power supply operation
— Full voltage range: 2.7 to 3.6 volt read and write
operations for battery-powered applications
— Regulated voltage range: 3.0 to 3.6 volt read and
write operations and for compatibility with high
performance 3.3 volt microprocessors
s
Manufactured on 0.35 µm process technology
s
High performance
— Full voltage range: access times as fast as 55 ns
— Regulated voltage range: access times as fast
as 45 ns
s
Ultra low power consumption (typical values at
5 MHz)
— 200 nA Automatic Sleep mode current
— 200 nA standby mode current
— 7 mA read current
— 15 mA program/erase current
s
Flexible sector architecture
— Eight 16 Kbyte
— Supports full chip erase
— Sector Protection features:
Hardware method of locking a sector to prevent
any program or erase operations within that
sector
Sectors can be locked in-system or via
programming equipment
Temporary Sector Unprotect feature allows code
changes in previously locked sectors
s
Unlock Bypass Mode Program Command
— Reduces overall programming time when
issuing multiple program command sequences
s
Embedded Algorithms
— Embedded Erase algorithm automatically
preprograms and erases the entire chip or any
combination of designated sectors
— Embedded Program algorithm automatically
writes and verifies data at specified addresses
s
Minimum 1,000,000 write cycle guarantee per
sector
s
Package option
— 32-pin TSOP
— 32-pin PLCC
s
Compatibility with JEDEC standards
— Pinout and software compatible with single-
power supply Flash
— Superior inadvertent write protection
s
Data# Polling and toggle bits
— Provides a software method of detecting
program or erase operation completion
s
Erase Suspend/Erase Resume
— Supports reading data from or programming
data to a sector that is not being erased
This document contains information on a product under development at Advanced Micro Devices. The information
is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed
product without notice.
Publication#
22140
Rev:
A
Amendment/0
Issue Date:
April 1998
ADVANCE INFORMATION
GENERAL DESCRIPTION
The Am29LV010B is a 1 Mbit, 3.0 Volt-only Flash
memory device organized as 131,072 bytes. The
Am29LV010B has a uniform sector architecture.
The device is offered in 32-pin PLCC and 32-pin TSOP
packages. The byte-wide (x8) data appears on DQ7–
DQ0. All read, erase, and program operations are
accomplished using only a single power supply. The
device can also be programmed in standard EPROM
programmers.
The standard Am29LV010B offers access times of 45,
55, 70, and 120 ns (90 and 100 ns parts are also avail-
able), allowing high speed microprocessors to operate
without wait states. To eliminate bus contention, the
device has separate chip enable (CE#), write enable
(WE#) and output enable (OE#) controls.
The device requires only a
single power supply
(2.7
V–3.6V) for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations.
The device is entirely command set compatible with the
JEDEC single-power-supply Flash standard.
Com-
mands are written to the command register using
standard microprocessor write timings. Register con-
tents serve as input to an internal state-machine that
controls the erase and programming circuitry. Write
cycles also internally latch addresses and data needed
for the programming and erase operations. Reading
data out of the device is similar to reading from other
Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the
Embedded
Program
algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin. The
Unlock Bypass
mode facili-
tates faster programming times by requiring only two
write cycles to program data instead of four.
Device erasure occurs by executing the erase com-
mand sequence. This initiates the
Embedded Erase
algorithm—an internal algorithm that automatically
preprograms the array (if it is not already programmed)
before executing the erase operation. During erase, the
device automatically times the erase pulse widths and
verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by reading the DQ7 (Data#
Polling) and DQ6 (toggle)
status bits.
After a program
or erase cycle has been completed, the device is ready
to read array data or accept another command.
The
sector erase architecture
allows memory sectors
to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection
measures include a low
V
CC
detector that automatically inhibits write opera-
tions during power transitions. The
hardware sector
protection
feature disables both program and erase
operations in any combination of the sectors of mem-
ory. This can be achieved in-system or via program-
ming equipment.
The
Erase Suspend
feature enables the user to put
erase on hold for any period of time to read data from,
or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved.
The device offers two power-saving features. When ad-
dresses have been stable for a specified amount of
time, the device enters the
automatic sleep mode.
The system can also place the device into the
standby
mode.
Power consumption is greatly reduced in both
these modes.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability and cost effective-
ness. The device electrically erases all bits within a
sector simultaneously via Fowler-Nordheim tun-
neling. The data is programmed using hot electron
injection.
Am29LV010B
2
ADVANCE INFORMATION
PRODUCT SELECTOR GUIDE
Family Part Number
Speed Options
Regulated Voltage Range: V
CC
=3.0–3.6 V
Full Voltage Range: V
CC
= 2.7–3.6 V
Max access time, ns (t
ACC
)
Max CE# access time, ns (t
CE
)
Max OE# access time, ns (t
OE
)
45
45
30
-45R
-55
55
55
30
-70
70
70
35
-120
120
120
50
Am29LV010B
Note:
See “AC Characteristics” for full specifications.
BLOCK DIAGRAM
DQ0
DQ7
V
CC
V
SS
Erase Voltage
Generator
Input/Output
Buffers
Sector Switches
WE#
State
Control
Command
Register
PGM Voltage
Generator
Chip Enable
Output Enable
Logic
STB
Data
Latch
CE#
OE#
STB
V
CC
Detector
Timer
Address Latch
Y-Decoder
Y-Gating
X-Decoder
Cell Matrix
A0–A16
22140A-1
3
Am29LV010B
ADVANCE INFORMATION
CONNECTION DIAGRAMS
A11
A9
A8
A13
A14
NC
WE#
V
CC
NC
A16
A15
A12
A7
A6
A5
A4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
OE#
A10
CE#
DQ7
DQ6
DQ5
DQ4
DQ3
V
SS
DQ2
DQ1
DQ0
A0
A1
A2
A3
32-Pin Standard TSOP
OE#
A10
CE#
DQ7
DQ6
DQ5
DQ4
DQ3
V
SS
DQ2
DQ1
DQ0
A0
A1
A2
A3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32-Pin Reverse TSOP
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A11
A9
A8
A13
A14
NC
WE#
V
CC
NC
A16
A15
A12
A7
A6
A5
A4
4 3 2 1 32 31 30
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
5
6
7
8
9
10
11
12
13
14 15 16 17 18 19 20
V
SS
DQ3
DQ4
DQ1
DQ2
DQ5
DQ6
PLCC
29
28
27
26
25
24
23
22
21
A14
A13
A8
A9
A11
OE#
A10
CE#
DQ7
V
CC
A12
A15
WE#
NC
A16
NC
22140A-2
Am29LV010B
4
ADVANCE INFORMATION
PIN CONFIGURATION
A0–A16
= 17 addresses
DQ0–DQ7 = 8 data inputs/outputs
CE#
OE#
WE#
V
CC
= Chip enable
= Output enable
= Write enable
= 3.0 volt-only single power supply
(see Product Selector Guide for speed
options and voltage supply tolerances)
= Device ground
= Pin not connected internally
LOGIC SYMBOL
17
A0–A16
DQ0–DQ7
8
CE#
OE#
WE#
V
SS
NC
22140A-3
5
Am29LV010B
卖 Ti DSP 开发板啦
usb5410,pci接口的仿真器,6201板卡。打包900元出了,可以在转转上搜索“tidsp开发板” 卖TiDSP开发板啦...
hanguofu 淘e淘
这个奇怪的电路
本帖最后由chenbingjy于2018-11-1613:25编辑 电路需要16V和8V,不共地。我是硬件菜鸟,老板找了个高手画了下面 第二个图所示的电路。仿真没问题。可是在面包板上搭电路试,老是烧 三极管。我都快没信心了。我们老板,不太懂电路,他让我在3个NPN三极管 前面串上1M欧的电阻,我感觉不行,一试,果然电压值变了。于是,老板 让我在3个NPN三极管前面串300K的电阻,我觉得还是不行。这都是感觉, 我感觉会分压,结果一试电路,正常了。电压值正常,管子也不...
chenbingjy 模拟电子
isp下载线问题
按照买的一根下载线的电路自己制作了三根,第一根(50cm)可以下载,但是需要把写入速度调低到60以下,但是这根线换一台电脑不能用;第二根做的很短(10cm),一摸一样的电路,检查过没问题,一样的isplay.exe设置,就是不能下载;第三根(20cm)跟第二根一样的结局。当然下载线怎么用我是知道的,不会是操作的问题,我怀疑是不是干扰的问题。buffer芯片是74hc573。请高手指点。isp下载线问题...
deifwleili 嵌入式系统
免费申请VICOR“双向 48V/12V 转换器模块”评估板
NBM采用不足3.3立方厘米的封装,提供48V至12V双向转换,在750W稳定功率和1kW峰值功率下,支持98%的峰值效率。NBM开关频率为1.7MHz,占用的空间只是需要大量分立式组件的低速开关频率(不足1MHz)解决方案所需空间的一小部分。NBM将其输出保持在狭窄的电压频段内的同时,可快速响应瞬态负载(1微秒)。NBM是一款完整的电源解决方案,无需外部过滤器、大电容器、热插拔或涌流限制,提供电压基本没有噪声。NBM采用不足3.3立方厘米的...
eric_wang 电源技术
DDS调试问题,AD输出始终是高电平
我做了一个DDS的板子,以防万一焊了两路DA和滤波器(DA用的是MAX5884),但是两路都不能正常输出,一路输出的正弦波有噪声,杂波很严重,另一路滤波器和差分输出没有焊,但是用示波器测量芯片的输出管脚波形始终输出高电平,不知道是什么原因,麻烦各位大神们能不能帮忙分析看问题可能出在哪里呢……或者我应该怎样排查一下看看是不是DA的问题呢……DDS调试问题,AD输出始终是高电平...
tearhupo EE_FPGA学习乐园
低通滤波器 增益下降速率问题
麻烦大家看一下,我这边有一个交直流信号,信号频率20Hz左右,设置一个低通滤波器,截止频率为10HZ,仿真发现增益下降速率太小,一直无法滤去交流,得到想要的直流,怎么办才好呀? 低通滤波器增益下降速率问题...
零下12度半 模拟电子

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区知春路23号集成电路设计园量子银座1305 电话:(010)82350740 邮编:100191

电子工程世界版权所有 京ICP证060456号 京ICP备10001474号 电信业务审批[2006]字第258号函 京公海网安备110108001534 Copyright © 2005-2020 EEWORLD.com.cn, Inc. All rights reserved