CD54HC194_08
EEWorld咨询电话：82357002，82350740－8068 邮件咨询：
datasheet@eeworld.com.cn
器件描述：High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register
器件厂商：TI [
Texas Instruments]
厂商主页：http://www.ti.com/
文件大小：526KB
文件页数：17
PDF阅读：CD54HC194_08.pdf (点击阅读器件资料)
摘要：
1
Data sheet acquired from Harris Semiconductor
SCHS164G
Features
? Four Operating Modes
- Shift Right, Shift Left, Hold and Reset
? Synchronous Parallel or Serial Operation
? Typical f
MAX
= 60MHz at V
CC
= 5V, C
L
= 15pF,
T
A
= 25
o
C
? Asynchronous Master Reset
? Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
? Wide Operating Temperature Range . . . -55
o
C to 125
o
C
? Balanced Propagation Delay and Transition Times
? Significant Power Reduction Compared to LSTTL
Logic ICs
? HC Types
- 2V to 6V Operation
- High Noise Immunity: N
IL
= 30%, N
IH
= 30% of V
CC
at V
CC
= 5V
? HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
IL
= 0.8V (Max), V
IH
= 2V (Min)
- CMOS Input Compatibility, I
l
≤ 1?A at V
OL
, V
OH
Pinout
CD54HC194 (CERDIP)
CD74HC194 (PDIP, SOIC, SOP, TSSOP)
CD74HCT194 (PDIP)
TOP VIEW
Description
The ’HC194 and CD74HCT194 are 4-bit shift registers with
Asynchronous Master Reset (MR). In the parallel mode (S0
and S1 are high), data is loaded into the associated flip-flop
and appears at the output after the positive transition of the
clock input (CP). During parallel loading serial data flow is
inhibited. Shift left and shift right are accomplished
synchronously on the positive clock edge with serial data
entered at the shift left (DSL) serial input for the shift left
mode, and at the shift right (DSR) serial input for the shift
right mode. Clearing the register is accomplished by a Low
applied to the Master Reset (MR) pin.
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
MR
DSR
D
0
D
1
D
2
D
3
GND
DSL
V
CC
Q
1
Q
2
Q
3
CP
S1
S0
Q
0
Ordering Information
PART NUMBER
TEMP. RANGE
(
o
C) PACKAGE
CD54HC194F3A -55 to 125 16 Ld CERDIP
CD74HC194E -55 to 125 16 Ld PDIP
CD74HC194M -55 to 125 16 Ld SOIC
CD74HC194MT -55 to 125 16 Ld SOIC
CD74HC194M96 -55 to 125 16 Ld SOIC
CD74HC194NSR -55 to 125 16 Ld SOP
CD74HC194PW -55 to 125 16 Ld TSSOP
CD74HC194PWR -55 to 125 16 Ld TSSOP
CD74HC194PWT -55 to 125 16 Ld TSSOP
CD74HCT194E -55 to 125 16 Ld PDIP
NOTE: When ordering, use the entire part number. The suffixes 96
and R denote tape and reel. The suffix T denotes a small-quantity
reel of 250.
September 1997 - Revised May 2006
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright ? 2006, Texas Instruments Incorporated
CD54HC194, CD74HC194,
CD74HCT194
High-Speed CMOS Logic
4-Bit Bidirectional Universal Shift Register
[ /Title
(CD74
HC194,
CD74H
CT194)
/Sub-
ject
(High-
Speed
CMOS
Logic
4-Bit
